MANTRA I : An SIMD Processor Array for Neural

نویسندگان

  • Marc A. Viredaz
  • Peter Paul Spies
چکیده

This paper presents an SIMD processor array dedicated to the implementation of neural networks. The heart of this machine is a systolic array of simple processing elements (PEs). A VLSI custom chip containing 2 2 PEs was built. The machine is designed to sustain suucient instruction and data ows to keep a utilization rate close to 100 %. Finally, this computer is intended to be inserted in a network of heterogeneous nodes.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

MANTRA I : A Systolic Neuro - ComputerMarc

This paper presents the MANTRA I machine, an SIMD neuro-computer based on a square systolic array of dedicated processing elements (PEs). A VLSI custom chip, called GENES IV containing 2 2 PEs is at the heart of the system. This machine implements suucient instruction and data ows to keep the array's utilization rate close to 100 %.

متن کامل

An SIMD Processor Array for Neural

This paper presents an SIMD processor array dedicated to the implementation of neural networks. The heart of this machine is a systolic array of simple processing elements (PEs). A VLSI custom chip containing 2 2 PEs was built. The machine is designed to sustain suucient instruction and data ows to keep a utilization rate close to 100 %. Finally, this computer is intended to be inserted in a ne...

متن کامل

VIP: An FPGA-Based Processor for Image Processing and Neural Networks - Microelectronics for Neural Networks, 1996., Proceedings of Fifth International Conference on

We present in this paper the architecture and implementation of the Virtual Image Processor (VIP) which is an SIMD multiprocessor build with large FPGAs. The SIMD architecture, together with a 2D torus connection topology, is well suited for image processing, pattern recognition and neural network algorithms. The VIP board can be programmed on-line a t the logic level, allowing optimal hardware...

متن کامل

A Systolic Accelerator for Power System Security Assessment

This paper presents an application of a neural-network algorithm, the Kohonen feature map, to security monitoring in power transmission systems, and its implementation on parallel hardware. The computational requirements of the application led to the development of an SIMD processor array dedicated to neural networks. The heart of this system is a systolic array of simple processing elements (P...

متن کامل

VIP: An FPGA-based Processor for Image Processing and Neural Networks

We present in this paper the architecture and implementation of the Virtual Image Processor (VIP) which is an SIMD multiprocessor build with large FPGAs. The SIMD architecture, together with a 2D torus connection topology, is well suited for image processing, pattern recognition and neural network algorithms. The VIP board can be programmed on-line at the logic level, allowing optimal hardware ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1993